


## 400V N-Channel MOSFET

### General Features

- Low ON Resistance
- Low Gate Charge (typical 18.6nC)
- Fast Switching
- 100% Avalanche Tested
- RoHS Compliant/Lead Free

$BV_{DSS}$	$R_{DS(ON)}(\text{Max.})$	$I_D$
400V	1.0Ω	5.5A



### Applications

- High Efficiency SMPS
- Adaptor/Charger
- Active PFC
- LCD Panel Power

### Ordering Information

Part Number	Package	Marking
FTP06N40	TO-220	FTP06N40
FTA06N40	TO-220F	FTA06N40

### Absolute Maximum Ratings

$T_C=25^\circ\text{C}$  unless otherwise specified

Symbol	Parameter	FTP06N40	FTA06N40	Unit
$V_{DSS}$	Drain-to-Source Voltage <sup>[1]</sup>	400		V
$I_D$	Continuous Drain Current	5.5	5.5*	
$I_D@100^\circ\text{C}$	Continuous Drain Current		Figure 3	A
$I_{DM}$	Pulsed Drain Current, $V_{GS}@10\text{V}^{[2]}$		Figure 6	
$P_D$	Power Dissipation	95	25	W
	Derating Factor above 25°C	0.76	0.2	W/°C
$V_{GS}$	Gate-to-Source Voltage	±30		V
$E_{AS}$	Single Pulse Avalanche Energy L=18mH, $I_D=5.5\text{A}$	270		mJ
$dv/dt$	Peak Diode Recovery $dv/dt^{[3]}$	4.5		V/ns
$T_L$	Soldering Temperature Distance of 1.6mm from case for 10 seconds	300		°C
$T_J$ and $T_{STG}$	Operating and Storage Temperature Range	-55 to 150		

\*Drain Current limited by Maximum Junction Temperature.

Caution: Stresses greater than those listed in the "Absolute Maximum Ratings" may cause permanent damage to the device.

### Thermal Characteristics

Symbol	Parameter	FTP06N40	FTA06N40	Unit
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	1.32	5.0	
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	65	65	°C/W

## Electrical Characteristics

### OFF Characteristics

$T_C = 25^\circ\text{C}$  unless otherwise specified

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Conditions
$\text{BV}_{\text{DSS}}$	Drain-to-Source Breakdown Voltage	400	--	--	V	$\text{V}_{\text{GS}}=0\text{V}, \text{I}_D=250\mu\text{A}$
$\Delta \text{BV}_{\text{DSS}}/\Delta T_J$	Breakdown Voltage Temperature Coefficient	--	0.6	--	V/ $^\circ\text{C}$	Reference to $25^\circ\text{C}$ , $\text{I}_D=250\mu\text{A}$
$\text{I}_{\text{DSS}}$	Drain-to-Source Leakage Current	--	--	12	$\mu\text{A}$	$\text{V}_{\text{DS}}=400\text{V}, \text{V}_{\text{GS}}=0\text{V}$
		--	--	100		$\text{V}_{\text{DS}}=320\text{V}, \text{V}_{\text{GS}}=0\text{V}, \text{T}_C=125^\circ\text{C}$
$\text{I}_{\text{GSS}}$	Gate-to-Source Leakage Current	--	--	100	$\text{nA}$	$\text{V}_{\text{GS}}=+30\text{V}$
		--	--	-100		$\text{V}_{\text{GS}}=-30\text{V}$

### ON Characteristics

$T_C = 25^\circ\text{C}$  unless otherwise specified

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Conditions
$\text{R}_{\text{DS(ON)}}$	Static Drain-to-Source On-Resistance	--	0.8	1.0	$\Omega$	$\text{V}_{\text{GS}}=10\text{V}, \text{I}_D=3.3\text{A}^{[4]}$
$\text{V}_{\text{GS(TH)}}$	Gate Threshold Voltage	2.0	--	4.0	V	$\text{V}_{\text{DS}} = \text{V}_{\text{GS}}, \text{I}_D=250\mu\text{A}$
$\text{gfs}$	Forward Transconductance	--	5.7	--	S	$\text{V}_{\text{DS}}=15\text{V}, \text{I}_D=5.5\text{A}^{[4]}$

### Dynamic Characteristics

Essentially independent of operating temperature

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Conditions
$\text{C}_{\text{ISS}}$	Input Capacitance	--	622	--	$\text{pF}$	$\text{V}_{\text{GS}}=0\text{V}$ $\text{V}_{\text{DS}}=25\text{V}$ $f=1.0\text{MHz}$ Figure 14
$\text{C}_{\text{OSS}}$	Output Capacitance	--	65	--		
$\text{C}_{\text{RSS}}$	Reverse Transfer Capacitance	--	13.3	--		
$\text{Q}_G$	Total Gate Charge	--	18.6	--	$\text{nC}$	$\text{V}_{\text{DD}}=200\text{V}$ $\text{I}_D=5.5\text{A}$ Figure 15
$\text{Q}_{\text{GS}}$	Gate-to-Source Charge	--	1.7	--		
$\text{Q}_{\text{GD}}$	Gate-to-Drain (Miller) Charge	--	6.8	--		

### Resistive Switching Characteristics

Essentially independent of operating temperature






Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Conditions
$t_{d(\text{ON})}$	Turn-on Delay Time	--	17	--	$\text{ns}$	$\text{V}_{\text{DD}}=200\text{V}$ $\text{I}_D=5.5\text{A}$ $\text{V}_{\text{GS}}=10\text{V}$ $\text{R}_G=20\Omega$
$t_{\text{rise}}$	Rise Time	--	61	--		
$t_{d(\text{OFF})}$	Turn-off Delay Time	--	26	--		
$t_{\text{fall}}$	Fall Time	--	36	--		






**Source-Drain Diode Characteristics** $T_C=25^\circ\text{C}$  unless otherwise specified

Symbol	Parameter	Min	Typ.	Max.	Units	Test Conditions
I <sub>SD</sub>	Continuous Source Current (Body Diode)	--	--	5.5	A	Integral P-N diode in MOSFET
I <sub>SM</sub>	Maximum Pulsed Current(Body Diode)	--	--	22	A	
V <sub>SD</sub>	Diode Forward Voltage	--	--	1.2	V	I <sub>S</sub> =5.5A, V <sub>GS</sub> =0V
t <sub>rr</sub>	Reverse Recovery Time	--	208	--	ns	V <sub>GS</sub> =0V I <sub>F</sub> =5.5A,di/dt=100A/ $\mu\text{s}$
Q <sub>rr</sub>	Reverse Recovery Charge	--	1000	--	nC	


**NOTE:**

- [1] T<sub>J</sub>=+25°C to +150°C
- [2] Repetitive rating, pulse width limited by maximum junction temperature.
- [3] I<sub>SD</sub>=5.5A, di/dt≤100A/ $\mu\text{s}$ , V<sub>DD</sub>≤BV<sub>DSS</sub>, T<sub>J</sub>=+150°C
- [4] Pulse width≤380μs; duty cycle≤2%.


**Figure 1. Maximum Effective Thermal Impedance, Junction-to-Case**

**Figure 2. Maximum Power Dissipation vs. Case Temperature**

**Figure 3. Maximum Continuous Drain Current vs Case Temperature**

**Figure 4. Typical Output Characteristics**

**Figure 5. Typical Drain-to-Source ON Resistance vs. Gate Voltage and Drain Current**


**Figure 6. Maximum Peak Current Capability**

**Figure 7. Typical Transfer Characteristics**

**Figure 8. Unclamped Inductive Switching Capability**

**Figure 9. Typical Drain-to-Source ON Resistance**

**Figure 10. Typical Drain-to-Source On Resistance vs. Junction Temperature**



**Figure 11.Typical Breakdown Voltage vs. Junction Temperature**




**Figure 12.Typical Threshold Voltage vs. Junction Temperature**




**Figure 13. Maximum Forward Safe Operation Area**




**Figure 14. Typical Capacitance vs. Drain-to-Source Voltage**



**Figure 15. Typical Gate Charge vs. Gate-to-Source Voltage**



**Figure 16. Typical Body Diode Transfer Characteristics**




**Test Circuit**


Figure 17. Gate Charge Test Circuit




Figure 18. Gate Charge Waveform




Figure 19. Resistive Switching Test Circuit




Figure 20. Resistive Switching Waveforms




Figure 21. Diode Reverse Recovery Test Circuit

Figure 22. Diode Reverse Recovery Waveform






Figure 23. Unclamped Inductive Switching Test Circuit

Figure 24. Unclamped Inductive Switching Waveforms

**Package Dimensions**
**TO-220**


## TO-220F



**Published by****ARK Microelectronics Co., Ltd.****No.9, East Zijing Road, High-tek District, Chengdu, P. R. China****All Rights Reserved.****Disclaimers**

ARK Microelectronics Co., Ltd. reserves the right to make change without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to ARK Microelectronics Co., Ltd's terms and conditions supplied at the time of order acknowledgement.

ARK Microelectronics Co., Ltd. warrants performance of its hardware products to the specifications at the time of sale. Testing, reliability and quality control are used to the extent ARK Microelectronics Co., Ltd deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessary performed.

ARK Microelectronics Co., Ltd. does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using ARK Microelectronics Co., Ltd's components. To minimize risk, customers must provide adequate design and operating safeguards.

ARK Microelectronics Co., Ltd. does not warrant or convey any license either expressed or implied under its patent rights, nor the rights of others. Reproduction of information in ARK Microelectronics Co., Ltd's data sheets or data books is permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. ARK Microelectronics Co., Ltd is not responsible or liable for such altered documentation.

Resale of ARK Microelectronics Co., Ltd's products with statements different from or beyond the parameters stated by ARK Microelectronics Co., Ltd. for the product or service voids all express or implied warranties for the associated ARK Microelectronics Co., Ltd's product or service and is unfair and deceptive business practice. ARK Microelectronics Co., Ltd is not responsible or liable for any such statements.

**Life Support Policy:**

ARK Microelectronics Co., Ltd's products are not authorized for use as critical components in life devices or systems without the expressed written approval of ARK Microelectronics Co., Ltd.

As used herein:

1. Life support devices or systems are devices or systems which:
  - a. are intended for surgical implant into the human body,
  - b. support or sustain life,
  - c. whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.