


HIGH EFFICIENCY AUDIO PWM DRIVER


- HIGH EFFICIENCY
- $P_o = 30\text{ W}$ WITH POWER MOS BRIDGE
- LOW DISTORTION
- SINGLE SUPPLY OPERATION
- MUTING FACILITY
- THERMAL AND SHORT-CIRCUIT PROTECTION
- DUMP PROTECTION

DESCRIPTION


The TDA7260 is a new type of audio driver mainly intended for use in car radio applications. In conjunction with four POWER MOS in bridge configuration it can deliver 30W (d 3% $R_L = 2\ \Omega$). The device acts in "class D" as a pulse width modulation circuit. That permits a very high efficiency (> 80% at rated output power) so no heatsinks are needed. Moreover, a built-in limiter reduces the clipping effects. The TDA7260 is a monolithic integrated circuit in a 20 lead dual in line plastic package.



CONNECTION DIAGRAM (top view)



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_s	Supply Voltage	30	V
V_s	Peak Supply Voltage (50 ms)	40	V
V_{IN}	Input Voltage	10	V
V_D	Differential Input Voltage	± 6	V
I_P	Peak Output Current	300	mA
P_{tot}	Total Power Dissipation at $T_{amb} = 70^\circ\text{C}$	1	W
T_{stg}, T_j	Storage and Junction Temperature	- 40 to + 150	$^\circ\text{C}$

THERMAL DATA

$R_{th\ j-amb}$	Thermal Resistance Junction-ambient	Max.	80	$^\circ\text{C/W}$
-----------------	-------------------------------------	------	----	--------------------

TEST CIRCUITS

Figure 1.




Figure 3.




Figure 5.




Figure 2.




Figure 4.





Figure 6.



ELECTRICAL CHARACTERISTICS ($T_{amb} = 25\text{ }^{\circ}\text{C}$, $V_s = 14.4\text{ V}$ unless otherwise specified, refer to test circuit)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit	Fig.
--------	-----------	-----------------	------	------	------	------	------

OP AMP

V_{os}	Input Offset Voltage				± 4	mV	1
I_b	Input Bias Current			120	300	nA	1
I_{of}	Input Offset Current				± 50	nA	1
G_v	Open Loop Voltage Gain		80			dB	1
d	Total Harmonic Distortion	$f = 1\text{ kHz}$ $A_v = 1$		0.005		%	1
BW	Unity Gain Bandwidth		0.8	1.8		MHz	1
CMRR	Common Mode Rejection	$V_{IN} = 1\text{ V}$ $f = 1\text{ kHz}$	70	90		dB	1
SVR	Supply Voltage Rejection	$V_r = 1\text{ V}$ $f = 1\text{ kHz}$	80	100		dB	1
E_n	Input Noise Voltage	$B = 20\text{ kHz}$		1		mV	1
I_n	Input Noise Current	$B = 20\text{ kHz}$		20		nA	1
SR	Slew Rate			0.8		V/ms	1
V_o	Output Swing	$R_L = 2\text{ K}\Omega$ $A_v = 1$	± 2.6		± 3.2	V	2
R_{IN}				100		$\text{k}\Omega$	1
I_7	Overload Indicator Current			240		mA	2

INTEGRATOR

V_{os}	Input Offset Voltage				± 4	mV	3
I_b	Input Bias Current			0.5	2.5	μA	3
I_{of}	Input Offset Current				± 250	nA	3
I_o	Output Current Swing Sink Source	$\Delta V_{IN} = \pm 1\text{ V}$ $R_L = 0$	0.4 0.4	1 1		mA mA	3
V_o	Output Voltage Swing	$\Delta V_{IN} = \pm 1\text{ V}$ $R_L = 5\text{ k}\Omega$	± 3			V	3
CMRR	Common Mode Rejection	$V_{IN} = 1\text{ V}$ $f = 1\text{ kHz}$	70	90		dB	3
SVR	Supply Voltage Rejection	$V_r = 1\text{ V}$ $f = 1\text{ kHz}$	80	100		dB	3
R_{IN}			100			$\text{k}\Omega$	3
BW	Unity Gain Bandwidth			4		MHz	3
G_n	Forward Transconductance			30		mA/V	3

REGULATORS

V_o	Output Stabilized Voltage			10		V	4
SVR	Supply Voltage Rejection	$f = 1\text{ kHz}$ $V_r = 1\text{ V}$	60	70		dB	4
V_I	Ground Voltage			4.5		V	4

ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit	Fig.
--------	-----------	-----------------	------	------	------	------	------

SYSTEM SPECIFICATION

V_s	Operating Supply Voltage Range	See Fig. 24		(10.5 to 16)		V	
I_s	Supply Current	$V_{IN} = 0$		30	60	mA	4
V_{tm}	Mute Threshold Voltage (*)	$V_{IN} = 0$	3	4	5.5	V	6
V_{tmh}	Mute Threshold Hysteresis	$V_{IN} = 0$		0.5		V	6
V_{oH}	Output Swing (QH, QH)	$I = 70$ mA	25			V	6
V_{oH}	Output Swing (QL, QL)	$I = 70$ mA	10.8			V	6
V_{oL}	Output Swing (QH, QH)	$I = 70$ mA			2.8	V	6
V_{oL}	Output Swing (QL, QL)	$I = 70$ mA			2.8	V	6
V_{st}	Overload Sense Threshold		0.2		0.4	V	6
V_{om}	Muted Outputs	$I = 70$ mA Mute or Overload Condition			2.8	V	6
V_x	Gate Crossover Voltage	$f = 1$ kHz		2		V	5

COMPLETE SYSTEM

I_o	Supply Current	$V_{IN} = 0$	$R_L = \infty$		90		mA	7
V_{of}	Output Offset Voltage	$V_{IN} = 0$			5		mV	7
CMRR	Common Mode Ripple Rejection	$V_{IN} = 0.5$ V $f = 100$ Hz			60		dB	7
SVR	Supply Voltage Ripple Rejection	$\Delta V_R = 0.5$ V $f = 100$ Hz			60		dB	7
G_V	Voltage Gain	$P_o = 1$ W	$f = 1$ kHz		12		dB	7
E_n	Output Noise Voltage	$B = 20$ kHz	$V_{IN} = 0$		150		μ V	7
P_o	Output Power	$d = 2$ %	$f = 1$ kHz		32		W	7
d	Total Harmonic Distortion	$f = 1$ kHz	$V_o = 2$ V		0.4		%	7
f_s	Switching Frequency	$V_{IN} = 2$ V	$V_{10} = V_8$	70	125		kHz	7
f_d	Dither Frequency				20		Hz	7
η	Efficiency	$P_o = 32$ W	$f = 1$ kHz		85		%	7

(*) Device on for V_{pin} 20 higher than V_{tm} .

Figure 7 : Application Circuit.




Figure 7a : P.C. Board and Components Layout of the Circuits of Fig. 7 (1 : 1 scale).




Figure 8 : Quiescent Current vs. Supply Voltage.




Figure 9 : Distortion vs. Output Power.




Figure 10 : Distortion vs. Frequency.




Figure 11 : Frequency Response.




Figure 12 : Dither Frequency Versus C(PIN 10).




Figure 13 : Efficiency vs. Output Power.




Figure 14 : Power Dissipation vs. Output Power.




Figure 15 : Suggested Application Circuit Using the TDA7232 Preamp/Compressor.





Figure 16 : 25 W Application Circuit.



WITH NO EQUALIZATION
FLAT RESPONSE,

- G_{ref} = 42dB
- (A) = OPEN
- (B) = OPEN
- (C) = OPEN
- (D) = R = 2.2KΩ
- (E) = R = 2.2KΩ
- (F) = OPEN
- (G) = JUMPER
- (H) = OPEN
- (I) = OPEN
- (J) = OPEN
- (K) = OPEN
- (L) = OPEN
- (M) = JUMPER
- (N) = OPEN
- (O) = OPEN
- (P) = R = 2.2KΩ
- (Q) = R = 2.2KΩ
- (R) = OPEN


- L1 = 150μH
- L2 = 15μH
- L3 = 15μH
- L1 = 33μms
- L2, L3 = ∅ 0.6mm
- L3 = ∅ 0.8 mm

- NOTE
- O1 = P321(SCS)
 - O2 = P321(SCS)
 - O3 = P321(SCS)
 - O4 = P321(SCS)

COMPONENT LIST


- R1 = 390
- R2 = 25KΩ
- R3 = 25KΩ
- R4 = 100KΩ
- R5 = 1KΩ
- R6 = 100KΩ
- R7 = 470KΩ
- R8 = 5KΩ
- R9 = 390Ω
- R10 = 0.025Ω
- R11 = 200
- R12 = 200
- R13 = 200
- R14 = 200
- R15 = Jumper
- R16 = Jumper
- R17 = Jumper
- R18 = Jumper
- R19 = 10KΩ
- R20 = 10KΩ
- R21 = 10KΩ
- R22 = 47KΩ
- R23 = 10KΩ
- R24 = 10KΩ
- R25 = 39KΩ
- R26 = 7.5KΩ
- R27 = 3.9KΩ
- R28 = 1.b.d.
- R29 = 10KΩ
- R30 = 10KΩ
- R31 = 100Ω
- R32 = 100Ω
- R33 = 100Ω
- R34 = 100Ω
- R35 = 100Ω
- R36 = 100Ω
- R37 = 100Ω
- R38 = 100Ω
- R39 = 100Ω
- R40 = 100Ω
- R41 = 100Ω
- R42 = 100Ω
- R43 = 100Ω
- R44 = 100Ω
- R45 = 100Ω
- R46 = 100Ω
- R47 = 100Ω
- R48 = 100Ω
- R49 = 100Ω
- R50 = 100Ω
- R51 = 100Ω
- R52 = 100Ω
- R53 = 100Ω
- R54 = 100Ω
- R55 = 100Ω
- R56 = 100Ω
- R57 = 100Ω
- R58 = 100Ω
- R59 = 100Ω
- R60 = 100Ω
- R61 = 100Ω
- R62 = 100Ω
- R63 = 100Ω
- R64 = 100Ω
- R65 = 100Ω
- R66 = 100Ω
- R67 = 100Ω
- R68 = 100Ω
- R69 = 100Ω
- R70 = 100Ω
- R71 = 100Ω
- R72 = 100Ω
- R73 = 100Ω
- R74 = 100Ω
- R75 = 100Ω
- R76 = 100Ω
- R77 = 100Ω
- R78 = 100Ω
- R79 = 100Ω
- R80 = 100Ω
- R81 = 100Ω
- R82 = 100Ω
- R83 = 100Ω
- R84 = 100Ω
- R85 = 100Ω
- R86 = 100Ω
- R87 = 100Ω
- R88 = 100Ω
- R89 = 100Ω
- R90 = 100Ω
- R91 = 100Ω
- R92 = 100Ω
- R93 = 100Ω
- R94 = 100Ω
- R95 = 100Ω
- R96 = 100Ω
- R97 = 100Ω
- R98 = 100Ω
- R99 = 100Ω
- R100 = 100Ω

Figure 17 : P.C. Board and Components Layout of the Circuit of Fig. 16 (1 : 1 scale).



APPLICATION INFORMATION

Figure 18 : Block Diagram.



CIRCUIT DESCRIPTION

BLOCK DIAGRAM. Fig. 18 shows the circuit block diagram. Following are described the single circuit blocks and their functions.

VOLTAGE REGULATOR. It generates two values of reference voltage, accessible even on external pins. 10 V is the voltage that supplies all the analogic internal blocks. 4.5 V (V1) is the voltage value which stands for ground of the signal inside the chip.

INPUT AMPLIFIER, INTEGRATOR, COMPARTOR WITH HYSTERESIS, N-FET BLOCK DRIVER. These components implement the control system main loop, together with the external four power devices. The TSM (two state modulation) system is used.

The input amplifier is utilized in differential configuration, and refers the input signal to V1 voltage; in

such way the chip turns to general use. On the input amplifier acts a dynamic limiter circuit, with intervention proportional to supply voltage avoiding overload and aliasing at lower V_s (Fig. 19).

Figure 19 : Duty Cycle Input Dynamic Limitation.





Figure 20 : Free Running Oscillator Principle.




A signal for supplying an external compressor stage (i.e. TDA7232) is available.

For the effective control loop the feedback signal is taken from switched points of external power bridge (before LC output demodulation filter) and sent to

the integrator (see Fig. 20).


The triangle waveform at the integrator output drives the comparator with a hysteresis, and this supplies the correct time-intervals to the driving stages (Fig. 21).

Figure 21.



When an audio signal is introduced to the integrator, it generates an offset which varies the duty cycle and frequency of the switching output (with no audio signal the duty cycle is 50%). The bridge POWER MOS with the drain connected to the supply voltage, are driven in bootstrap. The choice of MOS device is suggested by the high commutation speed and in order to reduce the chip dissipation. The Mosfets SGSP321 can be successfully used. The LC filter on the bridge output demodulates the signal and reconstructs the sine wave on the speaker (see Fig. 22).

Figure 22.



SWITCHING FREQUENCY STABILIZER. It consists of a block which stabilizes the witching frequency of the system; it receives the supply voltage and the input signal amplitude as inputs, and accomplishes its function by varying the histeresis thresholds of the comparator. The purpose of such stabilizer is to reduce the range of the switching frequency ($40\text{KHz} < F_{sw} < 200\text{ KHz}$) avoiding greather variations versus supply voltage, input signal, output current. (Fig. 23).

DITHER OSCILLATOR. It is a low-frequency oscillator. Its frequency (20Hz typ.) is set by an external capacitor; at this value it determines a frequency switching modulation of about 10% around its nominal value, in order to minimize the problem of the spurious irradiations of the harmonics at the switching frequency (EMI).

Figure 23.





Figure 25.



MUTE. It is a protection circuit which shuts the system off when the supply voltage is lower than 10.5 V and higher than 16 V. The switching-on is further delayed by an external capacitor. In mute condition the outputs are low (Figs. 24,25).

SHORT CIRCUIT PROTECTION. It is a comparator having an offset which senses the current drawn by the power stage by a voltage drop across an external resistor (internal $V_{TH} = 250\text{ mV}$): it acts on the mute circuit.

THERMAL AND DUMP PROTECTIONS. It shuts the device off when the junction temperature rises above 150 °C, and it has a hysteresis of above 20 °C typ. It acts on the mute circuit.

The device is protected against supply overvoltages ($V_s = 40\text{ V}$, $t = 50\text{ ms}$).

Figure 24.

