# Low Noise, JFET Input **Operational Amplifiers**

These low noise JFET input operational amplifiers combine two state-of-the-art analog technologies on a single monolithic integrated circuit. Each internally compensated operational amplifier has well matched high voltage JFET input device for low input offset voltage. The BIFET technology provides wide bandwidths and fast slew rates with low input bias currents, input offset currents, and supply currents. Moreover, the devices exhibit low noise and low harmonic distortion, making them ideal for use in high fidelity audio amplifier applications.


These devices are available in single, dual and quad operational amplifiers which are pin-compatible with the industry standard MC1741, MC1458, and the MC3403/LM324 bipolar products.

- Low Input Noise Voltage: 18 nV/√Hz Typ
- Low Harmonic Distortion: 0.01% Typ
- Low Input Bias and Offset Currents
- High Input Impedance:  $10^{12} \Omega$  Typ
- High Slew Rate: 13 V/μs Typ
- Wide Gain Bandwidth: 4.0 MHz Typ
- Low Supply Current: 1.4 mA per Amp




### LOW NOISE, JFET INPUT **OPERATIONAL AMPLIFIERS**

SEMICONDUCTOR **TECHNICAL DATA** 









#### ORDERING INFORMATION

of RECONNERS

Op Amp Function	Device	Operating Temperature Range	Package
Cinala	TL071CD	T 0° to 170°C	SO–8
Single	TL071ACP	$T_A = 0^\circ \text{ to } +70^\circ \text{C}$	Plastic DIP
Dual	TL072CD	T 0° to 170°C	SO–8
Duai	TL072ACP	$T_A = 0^\circ \text{ to } +70^\circ \text{C}$	Plastic DIP
Quad	TL074CN, ACN	$T_A = 0^\circ$ to +70°C	Plastic DIP

#### **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Supply Voltage	V <sub>CC</sub> V <sub>EE</sub>	18 –18	V
Differential Input Voltage	V <sub>ID</sub>	±30	V
Input Voltage Range (Note 1)	V <sub>IDR</sub>	±15	V
Output Short Circuit Duration (Note 2)	t <sub>SC</sub>	Continuous	
Power Dissipation Plastic Package (N, P) Derate above T <sub>A</sub> = 47°C	Ρ <sub>D</sub> 1.0/θ <sub>JA</sub>	680 10	mW mW/°C
Operating Ambient Temperature Range	T <sub>A</sub>	0 to +70	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C

#### ELECTRICAL CHARACTERISTICS (V<sub>CC</sub> = 15 V, V<sub>EE</sub> = -15 V, T<sub>A</sub> = T<sub>high</sub> to T<sub>low</sub> [Note 1])


Operating Ambient Temperature Range	T <sub>A</sub>	0 to +70	°C				
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C				
<ul> <li>NOTES: 1. The magnitude of the input voltage must not a 15 V, whichever is less.</li> <li>2. The output may be shorted to ground or either must be limited to ensure that power dissipation.</li> <li>3. ESD data available upon request.</li> </ul>	r supply. Tempe on ratings are n	rature and/or supply volt ot exceeded.	ages		OF	310	
Characteristic	s		Symbol	Min	Тур	Max	Unit
Input Offset Voltage ( $R_S \le 10 \text{ k}, V_{CM} = 0$ ) TL071C, TL072C TL074C TL07_AC			Vio		_ _ _	13 13 7.5	mV
Input Offset Current (V <sub>CM</sub> = 0) (Note 2) TL07_C TL07_AC			lio			2.0 2.0	nA
Input Bias Current (V <sub>CM</sub> = 0) (Note 2) TL07_C TL07_AC			Ι <sub>ΙΒ</sub>	-		7.0 7.0	nA
Large–Signal Voltage Gain ( $V_0 = \pm 10 V$ , $R_L \ge 2.0 TL07_C$ TL07_AC	) k)	Ch.	A <sub>VOL</sub>	15 25			V/mV
$\begin{array}{l} Output \mbox{ Voltage Swing (Peak-to-Peak)} \\ (R_L \geq 10 \mbox{ k}) \\ (R_L \geq 2.0 \mbox{ k}) \end{array}$	- MA		Vo	24 20	-		V

**NOTES:** 1.  $T_{low} = 0^{\circ}C$  for TL071C,AC C for TL071C,AC I high TL072C,AC


TL072C,AC TL074C,AC

TL074C,AC 2. Input Bias currents of JFET input op amps approximately double for every 10°C rise in junction temperature as shown in Figure 3. To maintain junction temperature as close to ambient temperature as possible, pulse techniques must be used during testing.

#### Figure 1. Unity Gain Voltage Follower



#### Figure 2. Inverting Gain of 10 Amplifier



Characteristics	Symbol	Min	Тур	Max	Unit
Input Offset Voltage ( $R_S \le 10 \text{ k}, V_{CM} = 0$ )	V <sub>IO</sub>				mV
TL071C, TL072C		-	3.0	10	
TL074C		-	3.0 3.0	10 6.0	
TL07_AC		-		0.0	2400
Average Temperature Coefficient of Input Offset Voltage $R_S = 50 \ \Omega$ , $T_A = T_{low}$ to $T_{high}$ (Note 1)	$\Delta V_{IO} / \Delta T$	-	10	-	μV/°C
Input Offset Current ( $V_{CM} = 0$ ) (Note 2)	I <sub>IO</sub>				pА
TL07_C		-	5.0	50	
TL07_AC		-	5.0	50	
Input Bias Current ( $V_{CM} = 0$ ) (Note 2)	I <sub>IB</sub>				рА
TL07_C TL07_AC		-	30 30	200 200	
		-		200	
Input Resistance	r <sub>i</sub>	-	10 <sup>12</sup>	-	Ω
Common Mode Input Voltage Range	V <sub>ICR</sub>	140	45 40		V
TL07_C TL07_AC		±10 ±11	15, –12 15, –12		
	•	±11	10, 12	-	1//m)/
Large–Signal Voltage Gain ( $V_O = \pm 10 V$ , $R_L \ge 2.0 k$ ) TL07_C	A <sub>VOL</sub>	25	150	_	V/mV
TL07_AC		50	150	_	
Output Voltage Swing (Peak–to–Peak)	Vo	24	28	_	V
$(R_{L} = 10 \text{ k})$					
Common Mode Rejection Ratio ( $R_S \le 10 \text{ k}$ )	CMRR				dB
TL07_C		70	100	-	
TL07_AC		80	100	-	
Supply Voltage Rejection Ratio ( $R_S \le 10 \text{ k}$ )	PSRR				dB
TL07_C		70	100	-	
TL07_AC Supply Current (Each Amplifier)	I <sub>D</sub>	80	100	- 2.5	mA
Unity Gain Bandwidth	BW		4.0		MHz
Slew Rate (See Figure 1) V <sub>in</sub> = 10 V, R <sub>L</sub> = 2.0 k, C <sub>L</sub> = 100 pF	SR	-	13	-	v/µs
Rise Time (See Figure 1)	t <sub>r</sub>	-	0.1	-	μs
Overshoot (V <sub>in</sub> = 20 mV, R <sub>L</sub> = 2.0 k, C <sub>L</sub> = 100 pF)	OS	-	10	-	%
Equivalent Input Noise Voltage	e <sub>n</sub>	-	18	-	nV/√Hz
$R_{\rm S} = 100 \ \Omega$ , f = 1000 Hz					
Equivalent Input Noise Current $R_S = 100 \Omega$ , f = 1000 Hz	i <sub>n</sub>	-	0.01	-	pA/√Hz
Total Harmonic Distortion	THD	_	0.01	_	%
$V_O$ (RMS) = 10 V, $R_S \le 1.0$ k, $R_L \ge 2.0$ k, f = 1000 Hz			0.01		70
Channel Separation	CS	_	120	_	dB
A <sub>V</sub> = 100					


### **ELECTRICAL CHARACTERISTICS** (V<sub>CC</sub> = 15 V, V<sub>EE</sub> = -15 V, T<sub>A</sub> = $25^{\circ}$ C, unless otherwise noted.)


 NOTES: 1. T<sub>low</sub> = 0°C for TL071C,AC
 T<sub>high</sub> = 70°C for TL071C,AC


 TL072C,AC
 TL072C,AC

 TL074C,AC
 TL074C,AC


 2. Input Bias currents of JFET input op amps approximately double for every 10°C rise in junction temperature as shown in Figure 3. To maintain junction temperature as close to ambient temperature as possible, pulse techniques must be used during testing.








#### **OUTLINE DIMENSIONS**



#### **OUTLINE DIMENSIONS**



**ON Semiconductor** is a trademark and **O** is a registered trademark of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### PUBLICATION ORDERING INFORMATION

#### Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031 Phone: 81–3–5740–2700 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.